## Memory Access Scheduling and Loop Pipelining

Xuejun Liang\* and Jack Jean\*\* \*Jackson State University, Jackson, MS \*\* Wright State University, Dayton, OH

## Outline

- Introduction to the Problem
- Results
- Algorithms
  - Memory Access Control Scheduling
  - Loop Pipelining with Modulo Scheduling
  - Standardizing Memory Access Schedule
- Conclusions











For each index <i>n</i> of <i>data</i>	n qo							
Strobe $n[n] \leftarrow 1$ (def	ault logic value, higt	1)						
Write Sel $n[n] \leftarrow -1$	(default logic value,	-) higł	ı im	ped	anc	e)	)	
For $n \leftarrow$ first index of d	ata to the last index	of d	ata	do				
If $data[n] = 1$ or 3 the	en //reading							
If Write_Sel_n[n-	$d_R$ ] = 0 then Return	"me	mor	y a	cce	ess	conflic	t";
Else Strobe_n[n- d	$d_R$ ] = 0; Write_Sel_n	[n- c	$l_R$ ] =	: 1				
If $data[n] = 2$ or 3 the	en //writing							
If Write_Sel_n[n-	$d_W$ ] = 1 then Return	"me	mol	ry a	icc	ess	conflic	et";
Else <i>Strobe_n[n- c</i>	$d_W] = 0; Write\_Sel\_m$	n[n- a	d <sub>W</sub> ] :	= 0				
Frampla	Index	-2	-1	0	1	2	3	
	Strobe n	0	1	0	0	1	0	
$d_{\rm p}=2$ , $d_{\rm w}=0$ and	Shobe_h	0	1	0	1	1	0	
K W								
data = (1, 2, 1, 2)	Write_En_n	U	-1		1	0	1	









## Conclusions

- The results can be extended to the case of multiple memory ports
- The technique simplifies the loop computation synthesis
- The technique enables to seek an "optimal" FPGA design for a nested loop computation.

•The algorithms enable to generate a memory controller for a pipelined loop computation automatically. It has been applied to an automated FPGA design tool at Wright State University